




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : H03F 1/32		A1	(11) International Publication Number: WO 00/60732
			(43) International Publication Date: 12 October 2000 (12.10.00)
(21) International Application Number: PCT/GB00/01220			(81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 30 March 2000 (30.03.00)			
(30) Priority Data: 9907725.7 1 April 1999 (01.04.99) GB			
(71) Applicant (for all designated States except US): WIRELESS SYSTEMS INTERNATIONAL LIMITED [GB/GB]; Innovation House, Bristol Business Park, Coldharbour Lane, Bristol BS16 1EJ (GB).			
(72) Inventor; and (75) Inventor/Applicant (for US only): KENINGTON, Peter [GB/GB]; Trap Farm, Devauden Green, Chepstow NP6 6PE (GB).			
(74) Agent: HOGG, Jeffrey, Keith; Withers & Rogers, Goldings House, 2 Hays Lane, London SE1 2HW (GB).			Published <i>With international search report.</i>

(54) Title: SIGNAL PROCESSING**(57) Abstract**

The digital transmission sub-system comprises a DSP (100) which takes as its inputs the in-phase and quadrature channels of a baseband software radio stage. The in-phase and quadrature inputs are separately digitally predistorted (110, 120) and digitally up-converted (128) to the intermediate frequency (IF) band. The IF band signal is then converted (130) to an analogue signal which is up-converted to the radio frequency band at (134) prior to amplification at (140) to produce an RF output signal for radiation from an antenna. The predistors (110 and 120) predistort the incoming signals to counter distortion arising from the up-conversion and amplification processes within the transmission sub-system in order to linearise the RF output. The predistorters (110, 120) may be adapted using a feedback signal supplied to the DSP (100) from a splitter (142) at the output of the sub-system. The feedback mechanism may involve analogue correlation processes to permit the use of slower analogue to digital converters for providing the feedback to the DSP (100) (Figures 4 and 5).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

SIGNAL PROCESSING

This invention relates to signal processing apparatus of the kind in which an input signal is subject to both amplification and frequency conversion; and especially relates to radio telecommunications apparatus in which a voice signal is subject to amplification and frequency conversion.

The emerging GSM-EDGE and UMTS standards for mobile telecommunications place an increasingly stringent requirement on the linearity of handsets, particularly given their proposed wider channel bandwidths. In order to realise a power-efficient handset design, some form of linearisation will be required in the handset transmitter which should be (i) low-power itself; (ii) capable of broadband linearisation (up to 5MHz for UMTS/ULTRA; (iii) frequency flexible, and preferably multi-band; and (iv) capable of achieving and maintaining high-levels of linearity improvement with highly-non-linear power amplifiers (e.g. class-C).

According to one aspect, the invention consists in a method of linearising an output signal comprising the steps of providing an input signal, digitally predistorting the input signal using polynomial distortion generation and frequency converting it in succession to provide a predistorted, frequency-converted signal, and amplifying the predistorted, frequency-converted signal to produce an output signal.

The trend in base-station technology is toward the adoption of "software radio" techniques, i.e. architectures in which all of the modulation parameters, ramping, framing etc. take place for all channels at baseband (digitally). The combination of all channels, at appropriate frequency offsets from each other, can also be performed at baseband and the

whole spectrum up-converted in a single block for multi-carrier power amplification and the transmission from a single antenna.

However, the up-conversion and power amplification need to be linear (low-distortion) in order to prevent the radiation of unwanted adjacent channel energy and hence some form of linearisation is usually required for the power amplifier. In one embodiment of the present invention, the system incorporates a digital baseband (or digital IF) interface between a baseband signal generation sub-system and a linearised transmitter sub-system performing the above method.

With the invention it is possible to allow the transmitter to become a digital-in, RF-out system with the linearisation taking place in the form of digital predistortion.

In one embodiment, the predistortion of the input signal occurs prior to its frequency conversion. Advantageously, the frequency converting step is a frequency up-conversion step.

The input signal may be provided in quadrature form comprising in-phase and quadrature channels and the predistorting step may involve predistorting each channel independently.

Advantageously, the predistortion process may involve controlling the amplitude and/or phase of some part of the predistortion. This may involve controlling the predistortion to introduce a variation of amplitude and/or phase with frequency into at least a part of the predistortion.

In one embodiment, the predistortion may be controlled on the basis of a feedback signal derived from the output signal. In such an embodiment, it is possible to inject a pilot signal into the input signal and to monitor distortion of the pilot signal in the output signal as feedback. The feedback may be used together with the generated predistortion to generate control signals controlling the predistortion. The generation of these control signals may involve the step of correlating, or mixing, predistortion with feedback. It may be advantageous to perform the step of using the predistortion together with the feedback signal to generate control signals for the predistortion at least partly in the analogue signal domain.

The predistorting process may involve generating a distortion from the input signal and reintroducing the generated distortion into the input signal. The distortion signal may be generated by mixing or multiplying the input signal with itself. The step of generating a predistortion may involve generation of different orders of distortion by mixing the input signal with itself a different number of times. Advantageously, different orders of distortion can be controlled separately.

In a preferred embodiment, the frequency conversion and predistortion processes occur within a digital signal processor.

Any of the various methods described above may be used to generate an output signal for transmission from antenna means using an input signal which has been created in the digital domain and which contains information which it is desired to transmit.

According to another aspect, the invention relates to apparatus for linearising an output signal comprising predistorting means for digitally predistorting the input signal using polynomial distortion generation and frequency converting means operating in succession on an input signal to produce a predistorted, frequency-converted signal, the apparatus further comprising amplifying means for amplifying the predistorted, frequency-converted signal to produce an output signal.

Certain embodiments of the invention will now be described, by way of example only, with reference to the figures, in which:

Figure 1 is a diagram illustrating a digital transmission sub-system linearisation scheme;

Figure 2 is a diagram of a predistorter;

Figure 3 is a diagram of a non-linearity generating circuit;

Figure 4 is a diagram illustrating a digital transmission sub-system linearisation scheme;

Figure 5 is a diagram illustrating a digital transmission sub-system linearisation scheme;
and

Figure 6 is a diagram illustrating a predistortion circuit.

Figure 1 illustrates a basic digital transmitter linearisation system utilising polynomial-based predistorters. The baseband, digital input signal to the system is provided by, for example, a "software radio" architecture in which all of the modulation parameters, ramping, framing, etc. take place for all channels digitally at baseband. This input for the transmitter system of Figure 1 is provided in the form of digital in-phase and quadrature channel inputs, I and Q respectively, which are supplied to digital signal processor (DSP) 100.

The in-phase channel input signal is digitally predistorted using in-phase channel polynomial predistorter 110, whereas the quadrature channel input signal is digitally predistorted using quadrature channel polynomial predistorter 120. The outputs from predistorters 110 and 120 are mixed, using mixers 122 and 124 respectively, into in-phase and quadrature versions respectively of a signal from local oscillator 126 by way of quadrature splitter 128. The outputs from mixers 122 and 124 are then combined digitally to produce an intermediate frequency (IF) band output signal which is converted to an analogue signal by digital to analogue converter 130. The analogue IF output signal is then bandpass filtered at 132 and, using mixer 134, is subsequently mixed with the output from local oscillator 136 to produce a signal up-converted to the radio frequency (RF) band. This RF signal is then bandpass filtered at 138 prior to being amplified by non-linear RF power amplifier 140 which provides the system output to for example, an antenna of a hand-set or base station. The purpose of the predistorters 110 and 120 in the DSP 100 is to compensate for the non-linear characteristics of the RF power amplifier (PA) 140, and possibly also of the up-conversion process, in order to linearise the response of the entire transmitter system.

The predistorters 110 and 120 function by applying a predistortion to the I and Q input channels respectively which compensates for the distortion caused by the PA 140 (and possibly also by the up-conversion process). The characteristics of the predistortions applied at 110 and 120 are controlled on the basis of a feedback signal derived from the output of PA 140 using splitter 142. The portion of the PA output fed back from this splitter is coherently downconverted by mixing it with the output of local oscillator 136 which is used to up-convert the IF signal in the main signal path. The result of this mixing process, which takes place at mixer 144, is filtered at 146 prior to being converted to a digital signal at 148 which is supplied to the DSP 100 in order to provide feedback control for the predistorters 110 and 120.

The transmitter system of Figure 1 can be adapted in a number of ways. For example, the DSP 100 could be provided with analogue to digital converters at the in-phase and quadrature channel inputs in order to provide compatibility with an analogue baseband stage, rather than a "software radio" architecture as discussed above. Furthermore, the input to the DSP 100 could be a digital or analogue IF band input signal, which could be quadrature downconverted digitally (after any necessary analogue to digital conversion) in the DSP prior to being processed as discussed above with reference to Figure 1. Further modifications could also be made. For example, multi-stage upconversion from the IF to the RF band could be employed and/or an amplitude and phase polynomial model could be used in place of the in-phase and quadrature (Cartesian) model employed in Figure 1. The up-conversion of the predistorted signal to the IF band and beyond can take place in the analogue signal domain.

Figure 2 illustrates the form of the predistortion circuit employed for each of the predistorters 110 and 120 used in the Figure 1 system. The in-phase or, as the case may be, quadrature channel input signal is provided to splitter 200 which distributes it to the various components of the predistorter to generate various orders of distortion (to be explained later). For example, the input signal from splitter 200 is provided to third order non-linearity generator 210 to generate a third order non-linearity which is gain and phase

adjusted at 212 and 214 respectively, before being supplied to combiner 216. Any additional orders of distortion, for example, the fifth, seventh and nth, are generated and adjusted in a similar manner, and are supplied to combiner 216.

In the combiner 216, the adjusted non-linearities are recombined with the input signal to the splitter 200 which passes to the combiner 216 by way of delay element 218 which compensates the input signal for the delay experienced by the signals in the non-linearity generating paths for the various orders of distortion. Thus, the signal output from combiner 216 to mixer 122 or, as the case may be, mixer 124 comprises the sum of the predistorter input signal and the independently adjusted and generated orders of distortion.

A process by which the different orders of distortion can be generated for independent control will now be described with reference to Figure 3. Essentially, each order of distortion is created by multiplying an input signal (i.e. the in-phase or quadrature digital input channel as supplied to the splitters 200 in predistorters 110 and 120) with itself. This process is described in detail in UK Patent Application 9804745.9. In Figure 3, the input signal, in addition to being supplied to delay element 218 in Figure 2, is supplied to splitter 300 which thus performs the function of splitter 200 in Figure 2.

It will be apparent that mixer 310 serves to square this input signal and that a third order distortion signal is generated by mixing (multiplying) the output of mixer 310 with the input signal at mixer 312, effectively forming a cubic version of the input signal. Similarly, a fourth order signal is generated by squaring, at mixer 314, the output of mixer 310. A fifth order distortion signal is generated by mixing the input signal from splitter 300 into the output of mixer 314 at mixer 316. At mixer 318 the squared input signal from mixer 310 is mixed into the fourth order signal from mixer 314 to generate a sixth order signal which is subsequently mixed into the input signal from splitter 300 at mixer 320 to generate a seventh order distortion signal.

It will be apparent to the skilled person that this scheme can be extended to any desired order of distortion generation. It will also be noted that second, fourth and sixth order distortion signals can be extracted at taps 322, 324 and 326, respectively, and these even-order distortion signals may be used in forms of predistortion control.

The various DC inputs in Figure 3 (DC1, DC2, etc) are used to eliminate unwanted orders of distortion from the various outputs by the injection of an appropriate DC signal level which is equivalent to the addition of a fixed number of appropriate sign (+/-) in the case of the DSP implementation considered here. It is also possible to directly subtract the unwanted signal as an alternative mechanism for achieving the same goal.

An advantage of this approach to predistortion generation, is that the processing is quite simple, with each of the mixer blocks (310,312,etc) simply being equivalent to a multiplication which involves only a single instruction cycle in most DSPs. The predistortion generation mechanism operates directly on the input signals supplied at 300, and hence no memory is required to store coefficients, unlike some conventional forms of baseband predistortion generation where the memory requirement may be large, or if it is reduced, real-time interpolation calculations must be performed, thereby increasing the processing power requirement.

In the Figure 1 embodiment, a high speed analogue to digital converter may be required to sample the IF band feedback signal. The embodiment of Figure 4 avoids the use of resource-draining fast analogue to digital converters by using correlation processors external to the DSP as a method of simply reducing the required sampling rate of the analogue to digital converters. Only a single correlator (mixer) is shown in each of the feedback paths to the in-phase and quadrature channel predistorters (correlators 410 and 412), but the principle may be extended to a number of correlators and hence a number of

orders of distortion as will be discussed later with reference to Figure 5. In other respects, the embodiment of Figure 4 is similar to that of Figure 1.

This technique operates by correlating a version of the relevant baseband distortion component (for example, third order), following frequency-offset up-conversion to the IF band and digital to analogue conversion (416,418), with the downconverted (at 414) feedback signal from the amplifier output. The control signal acts to minimise this correlation result, as this will minimise the residual distortion at the output of the amplifier. The use of a small frequency offset when upconverting the distortion component ensures that the wanted IF band correlator result is at an appropriate (audio) frequency, thus removing any problems with DC offsets at the correlator output. The audio frequency result of the correlation may then be sampled by a low sample rate converter (420,422) and detected within the DSP, which eliminates the possibility of DC drifts.

It will be appreciated that although this approach uses high sampling rate digital to analogue converters (416,418) to supply the offset baseband distortion output, this solution will, however, involve lower cost and lower power consumption than the high sampling rate analogue to digital converters which would otherwise be used in the provision of the feedback signal to the DSP in Figure 1 embodiment (even taking into consideration the additional cost and power consumption of the low sample rate analogue to digital converters 420,422). The dynamic range (number of bits) required of the digital to analogue converters 416 and 418 will also be much smaller than that required in the analogue to digital converters of the feedback path of the Figure 1 embodiment. This results in a further cost and power saving.

The operation of these correlating processes and their extension to multiple distortion orders will now be explained with reference to Figure 5. In the embodiment shown in this figure, the I and Q channel digital inputs are provided to digital signal processor 500

which comprises two independent predistorters 510 and 512 which operate on the I and Q channel inputs respectively. The predistorters 510 and 512 are each constituted as described with reference to Figures 2 and 3. An upconverter 514 frequency upconverts the I and Q predistorted signals to provide an IF band signal which is then transferred to the analogue portion of the circuit via digital to analogue converter 516. The analogue portion of the system functions in the same manner as described for the embodiment of Figure 1 with the exception that the I and Q feedback paths terminate in splitters 518 and 520 which feed the correlation processes (described below).

The control processing is carried out independently for the I and Q channels, thus providing independent quadrature polynomial models of the amplifier characteristic. Since the control scheme for each of the predistorters 510 and 512 is essentially the same, only that for the predistorter 512 operating on the quadrature channel digital input signal will now be described.

Each of the odd orders of distortion 522,524,526,528 generated in predistorter 512 are provided to an input of a respective mixer 530,532,534,536 to the other input of which is supplied a quadrature-shifted, offset local oscillator signal from generator 538. It will be appreciated that quadrature splitter 540 provides a corresponding in-phase version of the offset local oscillator signal to the control mechanism for predistorter 510. Returning to the control mechanism for predistorter 512, the outputs of mixers 530,532,534,536 represent the orders of distortion generated within the predistorter 512 as upconverted by the offset local oscillator signal. These signals are converted to analogue signals and are supplied to inputs of mixers 542,544,546,548. These mixers correlate the offset-upconverted distortion orders with the feedback signal provided to splitter 520.

The resulting audio range signals are sampled by a bank of analogue to digital converters and are fed to a further set of correlating mixers 550,552,554,556 within the DSP. To the other input of each of these mixers is supplied a signal derived from the correlation of the output of offset local oscillator 538 with the signal from the local oscillator 558 (in

upconverter 514) at 560. The LOs 558 and 538, respectively, could have frequencies of 70 MHz and 70.001 MHz, the output of mixer 560 being at 1KHz, the off-set frequency.

The outputs of correlators 550,552,554,556 are then integrated to supply control signals for the amplitude adjusting elements of the predistorter 512 (which were described with reference to Figure 2). Equally, the control signals produced by the integrators could be used to control the phase adjusting elements of the predistorter 512. In this way, feedback control of the predistorters 510 and 512 is achieved. Since the integration and the preceding correlation takes place digitally any possibility of DC drift or offsets degrading the level of (intermodulation) distortion is eliminated. In order for the processing to remain coherent, it is necessary for the DSP clock and the RF local oscillator(s) to be derived from the same source, or to be phase locked in some way. The simplest method of achieving this is to drive both the DSP clock and the local oscillator(s) from the same crystal reference oscillator.

It should be noted that the system could be operated in polar (amplitude and phase) format in place of the Cartesian (I & Q) format described above.

It is possible to include adaptive filtering within the predistorters to create a controlled arbitrary amplitude and/or phase versus frequency characteristic for each order of distortion generated. This can enable linearisation of an output signal which would otherwise experience unequal intermodulation distortion. As shown in Figure 6, the basic predistortion scheme, as illustrated in Figure 2, can be adapted by the inclusion of an adaptive filter 610, etc. in each of the paths for generating the various orders of distortion. These filters can be implemented digitally, and can be of recursive or non-recursive type, and may be adapted using a feedback signal from the output of the RF power amplifier.

The basic system may also be modified to use a pilot signal which is injected into the main signal path prior to upconversion and amplification. The pilot tone would be created within the DSP (using, for example, a numerically controlled oscillator) and added prior to upconversion of the I and Q input signals to the IF band. The pilot signal will be subject to cross-modulation distortion from the input signal proper during the upconversion and amplification processes, and this cross-modulation distortion can be fed back from the output of the RF power amplifier to control the predistorters as described in UK Patent Application 9814391.0. The cross modulation components afflicting the pilot signal can be minimised using the feedback control mechanism which, in turn, leads to minimisation of the related distortion of the main signal due to intermodulation processes.

Claims

1. A method of linearising an output signal comprising the steps of providing an input signal, digitally predistorting the input signal using polynomial distortion generation and frequency converting it in succession to provide a predistorted, frequency-converted signal, and amplifying the predistorted, frequency-converted signal to produce an output signal.
2. A method according to claim 1, wherein the predistortion of the input signal occurs prior to its frequency conversion.
3. A method according to claim 1 or 2, wherein the frequency converting step is a frequency up-converting step.
4. A method according to any one of claims 1 to 3, wherein the input signal is in quadrature form comprising in-phase and quadrature channels, and the predistorting step comprises the step of predistorting each channel independently.
5. A method according to any preceding claim, wherein the predistorting step comprises the step of controlling the amplitude and/or phase of the predistortion.
6. A method according to any preceding claim, wherein the predistorting step comprises a step of controlling the predistortion to introduce a variation of amplitude and/or phase with frequency into the predistortion.

7. A method according to any preceding claim, comprising the step of controlling the predistortion on the basis of a feedback signal derived from the output signal.
8. A method according to claim 7, comprising the step of introducing a pilot signal into the input signal and wherein the step of controlling the predistortion on the basis of a feedback signal comprises the step of monitoring distortion of the pilot signal in the output signal.
9. A method according to claim 7 or 8, further comprising the step of using the predistortion together with the feedback signal to generate control signals for the predistortion step.
10. A method according to claim 9, wherein the step of using the predistortion together with the feedback signal to generate control signals comprises the step of correlating the predistortion with the feedback signal.
11. A method according to claim 10, comprising the step of frequency converting the predistortion prior to the correlating step.
12. A method according to claim 11, wherein the step of frequency converting the predistortion comprises the step of mixing the predistortion with a first signal at a first frequency.

13. A method according to claim 12, wherein the step of frequency converting the input signal comprises the step of mixing it with a signal at a second frequency and the correlating step comprises the step of mixing the frequency converted predistortion with the feedback to produce intermediate signals.

14. A method according to claim 13, wherein the correlating step comprises the step of correlating the intermediate signals with a signal whose frequency is the difference of the first and second frequencies.

15. A method according to any one of claims 9 or 14, wherein the step of using the predistortion together with the feedback signal to generate control signals is performed at least partly in the analogue signal domain.

16. A method according to any preceding claim, wherein the predistorting step comprises generating a distortion from the input signal and reintroducing the distortion into the input signal.

17. A method according to any preceding claim, wherein the predistorting step comprises mixing or multiplying the input signal with itself to generate a distortion signal.

18. A method according to any preceding claim, wherein the predistorting step comprises generating different orders of distortion by mixing the input signal with itself repeatedly.

19. A method according to claim 18, wherein the predistorting step comprises the step of controlling the orders of distortion independently.
20. A method according to any preceding claim, wherein the predistortion occurs in a digital signal processor.
21. A method according to any preceding claim, wherein the frequency conversion of the input signal occurs in the digital domain.
22. A method of transmitting information wirelessly, comprising the step of manipulating the information to produce an input signal and processing the input signal by the method of any preceding claim in order to generate an output signal for transmission from antenna means.
23. A method of linearising an output signal substantially as described with reference to at least one figure.
24. Apparatus for linearising an output signal comprising predistorting means for digitally predistorting the input signal using polynomial predistortion generation and frequency converting means operating in succession on an input signal to provide a predistorted, frequency-converted signal, and amplifying means for amplifying the predistorted, frequency-converted signal to produce an output signal.

25. Apparatus according to claim 24, wherein the predistorting means operates on the input signal prior to the frequency converting means.
26. Apparatus according to claim 24 or 25, wherein the frequency converting means comprises frequency up-converting means.
27. Apparatus according to any one of claims 24 to 26, wherein the input signal is in quadrature form comprising in-phase and quadrature channels, and the predistorting means comprises means for predistorting each channel independently.
28. Apparatus according to any of claims 24 to 27, wherein the predistorting means comprises means for controlling the amplitude and/or phase of the predistortion.
29. Apparatus according to any one of claims 24 to 28, wherein the predistorting means comprises means for controlling the predistortion to introduce a variation of amplitude and/or phase with frequency into the predistortion.
30. Apparatus according to any one of claims 24 to 29, comprising control means for controlling the predistortion on the basis of a feedback signal derived from the output signal.
31. Apparatus according to claim 30, comprising injecting means for introducing a pilot signal into the input signal and wherein the control means comprises means for monitoring distortion of the pilot signal in the output signal.

32. Apparatus according to claim 30 or 31, further comprising control signal generating means for using the predistortion together with the feedback signal to generate control signals for the predistorting means.

33. Apparatus according to claim 32, wherein the control signal generating means comprises correlating means for correlating the predistortion with the feedback signal.

34. Apparatus according to claim 33, comprising predistortion frequency converting means for frequency converting the predistortion prior to its correlation by the correlating means.

35. Apparatus according to claim 34, wherein predistortion frequency converting means comprises predistortion mixing means for mixing the predistortion with a first signal at a first frequency.

36. Apparatus according to claim 35, wherein the frequency converting means for frequency converting the input signal comprises means for mixing it with a signal at a second frequency and the correlating means comprises means for mixing the frequency converted predistortion with the feedback to produce intermediate signals.

37. Apparatus according to claim 36, wherein the correlating means comprises means for correlating the intermediate signals with a signal whose frequency is the difference of the first and second frequencies.

38. Apparatus according to any one of claims 32 to 37, wherein the control signal generating means operates at least partly in the analogue signal domain.

39. Apparatus according to any one of claims 24 to 38, wherein the predistorting means comprises distortion generating means for generating a distortion from the input signal and reintroducing the distortion into the input signal.

40. Apparatus according to any one of claims 24 to 39, wherein the predistorting means comprises means for mixing or multiplying the input signal with itself to generate a distortion signal.

41. Apparatus according to any one of claims 24 to 40, wherein the predistorting means comprises order generating means for generating different orders of distortion by mixing the input signal with itself repeatedly.

42. Apparatus according to claim 41, wherein the predistorting means comprises order control means for controlling the orders of distortion independently.

43. Apparatus according to any one of claims 24 to 42, wherein the predistorting means is implemented by a digital signal processor.

44. Apparatus according to any one of claims 24 to 43, wherein the means for frequency converting the input signal operates in the digital domain.

45. Apparatus for transmitting information wirelessly, comprising means for manipulating the information to produce an input signal and apparatus of any one of claims 24 to 43 for processing the input signal in order to generate an output signal for transmission from antenna means.

46. Apparatus for linearising an output signal substantially as described with reference to at least one figure.




Figure 1




Figure 2





Figure 4

Figure 5a






Figure 5b




Figure 5c




Figure 6

INTERNATIONAL SEARCH REPORT

International Application No

PCT/GB 00/01220

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03F1/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 650 758 A (HERZOG JAMES H ET AL) 22 July 1997 (1997-07-22) column 6, line 24 -column 11, line 10; figures 1-7	1-46
Y	GB 2 283 629 A (MOTOROLA LTD) 10 May 1995 (1995-05-10) abstract; figure 2	1-46
Y	US 4 329 655 A (NOJIMA TOSHIO ET AL) 11 May 1982 (1982-05-11) the whole document	1-46

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

28 June 2000

Date of mailing of the international search report

05/07/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.
Fax: (+31-70) 340-3016

Authorized officer

Segaert, P

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB 00/01220

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5650758	A	22-07-1997	NONE	
GB 2283629	A	10-05-1995	NONE	
US 4329655	A	11-05-1982	JP 1349306 C	28-11-1986
			JP 55107308 A	18-08-1980
			JP 61013648 B	15-04-1986
			JP 1349325 C	28-11-1986
			JP 56085909 A	13-07-1981
			JP 61013649 B	15-04-1986
			DE 3002995 A	14-08-1980




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5a




Figure 5b




Figure 5c




Figure 6

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☒ **FADED TEXT OR DRAWING**

☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☐ **SKEWED/SLANTED IMAGES**

☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☐ **GRAY SCALE DOCUMENTS**

☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER: _____**

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)